



#### DESCRIPTION

The IMP5121 Plug and Play terminator represents next-generation technology for SCSI termination applications. The low-voltage BiCMOS architecture employed in its design offers performance superior to older passive and active techniques. IMP's architecture employs high-speed adaptive elements for each channel, providing the fastest response possible. The channel bandwidth is typically 35MHz. The IMP5121 compares favorably to older linear regulator approaches whose bandwidth's are dominated by the output compensation capacitor and are limited to the 500KHz bandwidth region (see further discussion in the Functional Description section). IMP's architecture also eliminates the output compensation capacitor required in earlier terminator designs. Each is approved for use with SCSI-1, -2, -3, ULTRA and beyond - providing the highest performance alternative available today.

Another key improvement of the IMP5121 products lies in their ability to insure reliable, error free communications even in systems which do not necessarily adhere to recommended SCSI hardware design guidelines, such as the use of improper cable lengths and impedances. Frequently, this situation is not controlled by the peripheral or host designer and, when problems occur, they are the first to be made aware of these problems. The IMP5121 architecture is much more tolerant of marginal system integrations.


Recognizing the needs of portable and configurable peripherals, the IMP5121 has a TTL compatible sleep/disable mode. Quiescent current is typically less than  $375\mu A$ in this mode, while the output capacitance is less than 3pF.

Reduced component count is also inherent in the IMP5121 architecture. Traditional termination techniques require large stabilization and transient protection capacitors of up to  $20\mu$ F in value and size. The IMP5121 architecture does not require these components, allowing all the cost savings associated with inventory, board space, assembly, reliability, and component costs.

The IMP5121 has multiple disables for full Plug and Play SCSI capability for Host Bus Adapters with 3 SCSI connectors. It also splits the upper 9 termination lines for mixing 16-bit (wide) and 8-bit (narrow) buses with minimal board trace capacitance.

#### **KEY FEATURES**

- ULTRA-FAST RESPONSE FOR FAST-20 SCSI APPLICATIONS
- PLUG AND PLAY SCSI FOR HOST BUS ADAPTERS WITH 3 SCSI CONNECTORS
- SPLIT DISCONNECT FOR MIXING 16-BIT (WIDE) OR 8-BIT (NARROW) BUSES
- 35MHz CHANNEL BANDWIDTH
- 3.3V OPERATION
- LESS THAN 3pF (TYP.) OUTPUT CAPACITANCE
- SLEEP-MODE CURRENT LESS THAN 375µA
- HOT-SWAP COMPATIBLE
- NO EXTERNAL COMPENSATION CAPACITORS
- COMPATIBLE WITH ACTIVE NEGATION DRIVERS (60mA / CHANNEL)
- SUPERIOR REPLACEMENT FOR THE UCC5621



Append the letter "T" to part number. (i.e. IMP5121CDBT)

# ABSOLUTE MAXIMUM RATINGS (Note 1)

TermPwr Voltage	
Continuous Output Voltage Range	0 to 5.5V
Continuous Disable Voltage Range	0 to 5.5V
Operating Junction Temperature	
Plastic (PW & DB Packages)	150°C
Storage Temperature Range	
Solder Temperature (Soldering, 10 seconds)	300°C

Note 1. Exceeding these ratings could cause damage to the device.

# THERMAL DATA

### **PW PACKAGE:**

THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\Theta_{IA}$	0°C/W
DB PACKAGE:	
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\Theta_{JA}$	0°C/W

Junction Temperature Calculation:  $T_J = T_A + (P_D \ge \theta_{JA})$ . The  $\theta_{JA}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

## **PACKAGE PIN OUTS**

	_			
T19		1	56	T27
T20		2	55	T26
TI		3	54	T25
T2		4	53	T18
WI		5	52	NI
W2		6	51	T17
Т3		7	50	T16
T4		8	49	T15
T5		9	48	N.C.
GND		10	47	GND
GND		11	46	GND
HEATSINK		12	45	HEATSINK
HEATSINK		13	44	HEATSINK
HEATSINK		14	43	HEATSINK
HEATSINK		15	42	HEATSINK
HEATSINK		16	41	HEATSINK
HEATSINK		17	40	HEATSINK
GND		18	39	GND
GND		19	38	GND
DISC1		20	37	V <sub>T</sub>
DISC2		21	36	T14
T6		22	35	T13
17		23	34	T12
T8		24	33	N.C.
T9		25	32	N.C.
T10		26	31	T11
T21		27	30	T24
T22		28	29	T23

**PW PACKAGE** (Top View)

T19 🗆	1	44		T27
T20 💷	2 🔿	43		T26
TI 🗔	3	42		T25
T2 🗆	4	41		T18
W1 🗆	5	40		NI
W2	6	39		T17
T3 🗆	7	38		T16
T4 💷	8	37		T15
T5 🗆	9	36		N.C.
GND	10	35		GND
GND	11	34		GND
GND	12	33		GND
GND	13	32		GND
DISC1	14	31		V
DISC2	15	30		T14
T6 🗆	16	29		T13
17 🗆	17	28		T12
T8 🗆	18	27		N.C.
T9 🗆	19	26		N.C.
T10 🗆	20	25		T11
T21 🗆	21	24		T24
T22 🗆	22	23		T23
			,	

DB PACKAGE (Top View)

### **RECOMMENDED OPERATING CONDITIONS (Note 2)**

	Symbol	Recommended Operating Conditions			
Parameter		Min.	Тур.	Max.	Units
Termination Voltage	V <sub>TERM</sub>	3.0		5.5	V
High Level Disable Input Voltage	V <sub>IH</sub>	2		VTERM	V
Low Level Disable Input Voltage	V <sub>IL</sub>	0		0.8	V
Operating Virtual Junction Temperature Range					
IMP5121C		0		125	°C

Note 2. Range over which the device is functional.

#### **ELECTRICAL CHARACTERISTICS**

Term Power = 4.75V unless otherwise specified. Unless otherwise specified, these specifications apply at the recommended operating ambient temperature of  $T_{\rm a}$  = 25°C. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.

Paramotor	Cumb al			IMP5121		
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output High Voltage	V <sub>OUT</sub>		2.65	2.85		V
TermPwr Supply Current	I <sub>cc</sub>	All data lines = open		12	18	mA
		All data lines = 0.5V		635	670	mA
		Disable Pins 1, 2, $\overline{W1}$ , $\overline{W2}$ & $\overline{N1}$ < 0.8V		375		μA
Output Current	I <sub>OUT</sub>	$V_{OUT} = 0.5V$	-21	-23	-24	mA
Disable Input Current DISC1	I <sub>IN</sub>	DISC1 = 0V		-20		μA
		$\overline{\text{DISC1}} = 4.75\text{V}$		10		nA
DISC2		$\overline{\text{DISC2}} = 0\text{V}$		-20		μA
		$\overline{\text{DISC2}} = 4.75\text{V}$		10		nA
Output Leakage Current		$\overline{\text{DISC1}}$ and $\overline{\text{DISC2}}$ = < 0.8V, V <sub>o</sub> = 0.5V		10		nA
Capacitance in Disabled Mode	C <sub>OUT</sub>	$V_{OUT} = 0V$ , frequency = 1MHz		3		pF
Channel Bandwidth	BW			35		MHz
Termination Sink Current, per Channel	I <sub>SINK</sub>	V <sub>OUT</sub> = 4V		60		mA

#### FUNCTIONAL DESCRIPTION

Cable transmission theory suggests that in order to optimize signal speed and quality, the termination should act both as an ideal voltage reference when the line is released (de-asserted) and as an ideal current source when the line is active (asserted). Common

is 12mA and the device will respond to line demands by delivering 24mA on assertion and by imposing 2.85V on de-assertion. Disable mode places the device in a sleep state, where a meager 375µA of quiescent current is consumed. Additionally, all outputs

active terminators, which consist of Linear Regulators in series with resistors (typically 110 $\Omega$ ), are a compromise. As the line voltage increases, the amount of current decreases linearly by the equation V = I \* R. The IMP5121, with its unique new architecture, applies the maximum amount of current regardless of line voltage until the termination high threshold (2.85V) is reached.

POWER	Power Up / Power Down Function Table					
DISC2	W1	W2	N1	T1-T18		


L	DISC1	DISC2	W1	W2	N1	T1-T18	T19-T27
	н	L	DC	DC	DC	Enabled	Disabled
	L	Н	DC	DC	DC	Disabled	Enabled
	L	L	DC	DC	DC	Disabled	Disabled
	Н	Н	Н	н	Н	Enabled	Enabled
	Н	Н	Н	н	L	Enabled	Enabled
	Н	Н	Н	L	Н	Enabled	Enabled
,	Н	Н	Н	L	L	Disabled	Enabled
	Н	Н	L	н	Н	Enabled	Enabled
	Н	Н	L	н	L	Disabled	Enabled
	Н	Н	L	L	Н	Disabled	Disabled
	Н	Н	L	L	L	Disabled	Disabled

are in a Hi-Z (impedance) state. Sleep mode can be used for power conservation or to completely eliminate the terminator from the SCSI chain. In the second case, termination node capacitance is important to consider. The terminator will appear as a parasitic distributed capacitance on the line, which can detract from bus performance. For this reason, the IMP5121 has been optimized to have

Acting as a near ideal line terminator, the IMP5121 closely reproduces the optimum case when the device is enabled. To enable the device the DISC1 and DISC2 pins must be driven per the above table. During this mode of operation, quiescent current only 4pF of capacitance per output in the sleep state.


An additional feature of the IMP5121 is its compatibility with active negation drivers. The device handles up to 60mA of sink current for drivers which exceed the 2.85V output high.

### **BLOCK DIAGRAM**




#### **PLUG AND PLAY DIAGRAM**

The Plug and Play SCSI auto-termination disabling, connect pin 50 of the External Wide SCSI connector to  $\overline{W1}$  of the IMP5121, connect pin 50 of the Internal Wide SCSI connector to  $\overline{W2}$  of the IMP5121, and connect pin 22 of the Internal Narrow connector to  $\overline{N1}$  of the IMP5121.



## **PACKAGE DIMENSIONS**



	MILLIN	INCHES			
DIM	MIN	MAX	MIN	MAX	
A	0.80	1.05	0.032	0.041	
В	0.17	0.27	0.007	0.011	
C	0.09	0.20	0.004	0.008	
D	13.90	14.10	0.547	0.555	
E	6.0	6.2	0.236	0.244	
F	0.50	BSC	0.02 BSC		
G	0.05	0.15	0.002	0.005	
H	_	1.20	_	0.047	
L	0.45	0.75	0.018	0.030	
M	0°	8°	0°	8°	
P	8.1	BSC	0.32	BSC	
*LC	_	0.10	_	0.004	

\* Lead Coplanarity

Note 1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.15mm (0.006") on any side. Lead dimension shall not include solder coverage.



PW

IMP, Inc. Corporate Headquarters 2830 N. First Street San Jose, CA 95134 Tel: 408.432.9100 Main Tel: 800.438.3722 Fax: 408.434.0335 e-mail: info@impinc.com http://www.impweb.com

© 1999 IMP, Inc. Printed in USA Publication #: 7005 Revision: A Issue Date: 09/09/99 Type: Product